(12) INTERNATIO

APPLICATION PUBLISHED UNDER THE PAT

(19) World Intellectual Property Organization

International Bureau





COOPERATION TREATY (PCT)

(43) International Publication Date 29 January 2004 (29.01.2004)

PCT

(10) International Publication Number WO 2004/010586 A3

(51) International Patent Classification7:

H03M 1/14

(21) International Application Number:

PCT/IB2003/003027

(22) International Filing Date:

8 July 2003 (08.07.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 0216897.9

20 July 2002 (20.07.2002) GB

- (71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): HUGHES, John, B. [GB/GB]; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).


- (74) Agent: WILLIAMSON, Paul, L.; Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report


[Continued on next page]

(54) Title: SWITCHED-CURRENT ANALOGUE-TO-DIGITAL CONVERTER



(57) Abstract: A current mode analogue-to-digital converter uses a conversion stage which operates using a two-phase clock and which requires the input signal to be present during only one of the phases. A sample-and-hold circuit (120, 130, 135) samples the input signal during the first clock phase and during the second clock phase a quantised bit value is generated from a mirror of the held input current by a kickback-free comparator circuit (140). Also during the second clock phase a residue is generated using the quantised value and a non-mirrored version of the held input current. Optionally, two comparator circuits (140, 140") may be used to provide two-level quantisation, enabling errors introduced by the current mirror to be corrected by a Redundant Signed Digit algorithm. Two pipelines of conversion stages (S_{i'}, S_{i''}) can be multiplexed to double the conversion rate.







(88) Date of publication of the international search report: 21 May 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT


Internal Application No PCT/IB 03/03027

			101/10 03/	- 03027
A. CLASSIF IPC 7	CATION OF SUBJECT MATTER H03M1/14			
	International Patent Classification (IPC) or to both national classific	ation and IPC		
B. FIELDS		ion cumbate)		
IPC 7	cumentation searched (classification system followed by classificat H03M	on symbols)		
Documentati	on searched other than minimum documentation to the extent that	such documents are inc	tuded in the fields so	earched
Electronic da	ata base consulted during the international search (name of data ba	ase and, where practical	ıl, search terms used)
EPO-Int	ternal, INSPEC, WPI Data			
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT			
Category °	Citation of document, with indication, where appropriate, of the re	elevant passages		Relevant to claim No.
A	US 6 313 780 B1 (HUGHES JOHN B 6 November 2001 (2001-11-06)	ET AL)		
A	SROWIK R ET AL: "Low-power clas current memory cell" , ELECTRONI LETTERS, IEE STEVENAGE, GB, VOL. 23, PAGE(S) 2014-2015 XP00601293 ISSN: 0013-5194	CS 35, NR.		
		-/		
X Furt	her documents are listed in the continuation of box C.	X Patent famil	y members are listed	l in annex.
"A" docume consider the considering of the charmon considerity con	ent which may throw doubts on priority claim(s) or is cited to establish the publication date of another n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means ent published prior to the international filing date but han the priority date claimed	citéd to únderstainvention "X" document of part cannot be consi involve an inver document of part cannot be consi document is conments, such cor in the art. "&" document memb	and not in conflict with and the principle or the loular relevance; the dered novel or cannot tive step when the de- ticular relevance; the dered to involve an in- mbined with one or m mbination being obvice er of the same paten	n the application but nearly underlying the claimed invention of the considered to ocument is taken alone claimed invention nventive step when the ore other such docupous to a person skilled t family
1	actual completion of the international search February 2004	Date of mailing of 16/02/	of the international se	асп героп
Name and	mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL – 2280 HV Rijswijk Tet. (+31-70) 340-2040, Tx. 31 651 epo nl,	Authorized office	_	

2








	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	Relevant to plain No.
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
4	BRACEY M ET AL: "A 70MS/S 8-BIT DIFFERENTIAL SWITCHED-CURRENT CMOS A/D CONVERTER USING PARALLEL INTERLEAVED PIPELINES", 1995 IEEE TENCON. IEEE REGION TEN INTERNATIONAL CONFERENCE ON MICROELECTRONICS AND VLSI. HONG KONG, NOV. 6 - 10, 1995, IEEE REGION TEN INTERNATIONAL CONFERENCE ON MICROELECTRONICS AND VLSI.(TENCON), NEW YORK, IEEE, US, PAGE(S) 143-146 XP000585762 ISBN: 0-7803-2625-3	







Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 6313780	B1	06-11-2001	WO EP JP	0019614 1046231 2002526964	A2	06-04-2000 25-10-2000 20-08-2002